

S7-200 Quick Reference Information



To help you find information more easily, this section summarizes the following information:

- Special Memory Bits
- Descriptions of Interrupt Events
- Summary of S7-200 CPU Memory Ranges and Features
- High-Speed Counters HSC0, HSC1, HSC2, HSC3, HSC4, HSC5
- S7-200 Instructions

Table G-1 Special Memory Bits

| Special Memory Bits | | | |
|---------------------|------------------------|-------|--------------------------------|
| SM0.0 | Always On | SM1.0 | Result of operation = 0 |
| SM0.1 | First Scan | SM1.1 | Overflow or illegal value |
| SM0.2 | Retentive data lost | SM1.2 | Negative result |
| SM0.3 | Power up | SM1.3 | Division by 0 |
| SM0.4 | 30 s off / 30 s on | SM1.4 | Table full |
| SM0.5 | 0.5 s off / 0.5 s on | SM1.5 | Table empty |
| SM0.6 | Off 1 scan / on 1 scan | SM1.6 | BCD to binary conversion error |
| SM0.7 | Switch in RUN position | SM1.7 | ASCII to hex conversion error |

Table G-2 Interrupt Events in Priority Order

| Event Number | Interrupt Description | Priority Group | Priority in Group |
|--------------|---|-----------------------------|-------------------|
| 8 | Port 0: Receive character | Communications (highest) | 0 |
| 9 | Port 0: Transmit complete | | 0 |
| 23 | Port 0: Receive message complete | | 0 |
| 24 | Port 1: Receive message complete | | 1 |
| 25 | Port 1: Receive character | | 1 |
| 26 | Port 1: Transmit complete | | 1 |
| 19 | PTO 0 complete interrupt | Discrete (middle) | 0 |
| 20 | PTO 1 complete interrupt | | 1 |
| 0 | I0.0, Rising edge | | 2 |
| 2 | I0.1, Rising edge | | 3 |
| 4 | I0.2, Rising edge | | 4 |
| 6 | I0.3, Rising edge | | 5 |
| 1 | I0.0, Falling edge | | 6 |
| 3 | I0.1, Falling edge | | 7 |
| 5 | I0.2, Falling edge | | 8 |
| 7 | I0.3, Falling edge | | 9 |
| 12 | HSC0 CV=PV (current value = preset value) | | 10 |
| 27 | HSC0 direction changed | | 11 |
| 28 | HSC0 external reset | | 12 |
| 13 | HSC1 CV=PV (current value = preset value) | | 13 |
| 14 | HSC1 direction input changed | | 14 |
| 15 | HSC1 external reset | | 15 |
| 16 | HSC2 CV=PV | | 16 |
| 17 | HSC2 direction changed | | 17 |
| 18 | HSC2 external reset | | 18 |
| 32 | HSC3 CV=PV (current value = preset value) | | 19 |
| 29 | HSC4 CV=PV (current value = preset value) | | 20 |
| 30 | HSC4 direction changed | | 21 |
| 31 | HSC4 external reset | | 22 |
| 33 | HSC5 CV=PV (current value = preset value) | 23 | |
| 10 | Timed interrupt 0 | Timed (lowest) | 0 |
| 11 | Timed interrupt 1 | | 1 |
| 21 | Timer T32 CT=PT interrupt | | 2 |
| 22 | Timer T96 CT=PT interrupt | | 3 |

Table G-3 Summary of S7-200 CPU Memory Ranges and Features

| Description | CPU 221 | CPU 222 | CPU 224 | CPU 226 | CPU 226XM |
|----------------------------------|-------------------------------------|---|---|---|---|
| User program size | 2 Kwords | 2 Kwords | 4 Kwords | 4 Kwords | 8 Kwords |
| User data size | 1 Kwords | 1 Kwords | 2.5 Kwords | 2.5 Kwords | 5 Kwords |
| Process-image input register | I0.0 to I15.7 | I0.0 to I15.7 | I0.0 to I15.7 | I0.0 to I15.7 | I0.0 to I15.7 |
| Process-image output register | Q0.0 to Q15.7 | Q0.0 to Q15.7 | Q0.0 to Q15.7 | Q0.0 to Q15.7 | Q0.0 to Q15.7 |
| Analog inputs (read only) | -- | AIW0 to AIW30 | AIW0 to AIW62 | AIW0 to AIW62 | AIW0 to AIW62 |
| Analog outputs (write only) | -- | AQW0 to AQW30 | AQW0 to AQW62 | AQW0 to AQW62 | AQW0 to AQW62 |
| Variable memory (V) | VB0 to VB2047 | VB0 to VB2047 | VB0 to VB5119 | VB0 to VB5119 | VB0 to VB10239 |
| Local memory (L) ¹ | LB0 to LB63 | LB0 to LB63 | LB0 to LB63 | LB0 to LB63 | LB0 to LB63 |
| Bit memory (M) | M0.0 to M31.7 | M0.0 to M31.7 | M0.0 to M31.7 | M0.0 to M31.7 | M0.0 to M31.7 |
| Special Memory (SM) Read only | SM0.0 to SM179.7 SM0.0 to SM29.7 | SM0.0 to SM299.7 SM0.0 to SM29.7 | SM0.0 to SM549.7 SM0.0 to SM29.7 | SM0.0 to SM549.7 SM0.0 to SM29.7 | SM0.0 to SM549.7 SM0.0 to SM29.7 |
| Timers | 256 (T0 to T255) | 256 (T0 to T255) | 256 (T0 to T255) | 256 (T0 to T255) | 256 (T0 to T255) |
| Retentive on-delay | 1 ms 10 ms 100 ms | T0, T64 T1 to T4, and T65 to T68 T5 to T31, and T69 to T95 | T0, T64 T1 to T4, and T65 to T68 T5 to T31, and T69 to T95 | T0, T64 T1 to T4, and T65 to T68 T5 to T31, and T69 to T95 | T0, T64 T1 to T4, and T65 to T68 T5 to T31, and T69 to T95 |
| On/Off delay | 1 ms 10 ms 100 ms | T32, T96 T33 to T36, and T97 to T100 T37 to T63, and T101 to T255 | T32, T96 T33 to T36, and T97 to T100 T37 to T63, and T101 to T255 | T32, T96 T33 to T36, and T97 to T100 T37 to T63, and T101 to T255 | T32, T96 T33 to T36, and T97 to T100 T37 to T63, and T101 to T255 |
| Counters | C0 to C255 | C0 to C255 | C0 to C255 | C0 to C255 | C0 to C255 |
| High-speed counter | HC0, HC3, HC4, and HC5 | HC0, HC3, HC4, and HC5 | HC0 to HC5 | HC0 to HC5 | HC0 to HC5 |
| Sequential control relays (S) | S0.0 to S31.7 | S0.0 to S31.7 | S0.0 to S31.7 | S0.0 to S31.7 | S0.0 to S31.7 |
| Accumulator registers | AC0 to AC3 | AC0 to AC3 | AC0 to AC3 | AC0 to AC3 | AC0 to AC3 |
| Jumps/Labels | 0 to 255 | 0 to 255 | 0 to 255 | 0 to 255 | 0 to 255 |
| Call/Subroutine | 0 to 63 | 0 to 63 | 0 to 63 | 0 to 63 | 0 to 127 |
| Interrupt routines | 0 to 127 | 0 to 127 | 0 to 127 | 0 to 127 | 0 to 127 |
| Positive/negative transitions | 256 | 256 | 256 | 256 | 256 |
| PID loops | 0 to 7 | 0 to 7 | 0 to 7 | 0 to 7 | 0 to 7 |
| Ports | Port 0 | Port 0 | Port 0 | Port 0, Port 1 | Port 0, Port 1 |

¹ LB60 to LB63 are reserved by STEP 7-Micro/WIN, version 3.0 or later.

Table G-4 High-Speed Counters HSC0, HSC3, HSC4, and HSC5

| Mode | HSC0 | | | HSC3 | HSC4 | | | HSC5 |
|------|---------|-----------|-------|------|---------|-----------|-------|------|
| | I0.0 | I0.1 | I0.2 | I0.1 | I0.3 | I0.4 | I0.5 | I0.4 |
| 0 | Clk | | | Clk | Clk | | | Clk |
| 1 | Clk | | Reset | | Clk | | Reset | |
| 2 | | | | | | | | |
| 3 | Clk | Direction | | | Clk | Direction | | |
| 4 | Clk | Direction | Reset | | Clk | Direction | Reset | |
| 5 | | | | | | | | |
| 6 | Clk Up | Clk Down | | | Clk Up | Clk Down | | |
| 7 | Clk Up | Clk Down | Reset | | Clk Up | Clk Down | Reset | |
| 8 | | | | | | | | |
| 9 | Phase A | Phase B | | | Phase A | Phase B | | |
| 10 | Phase A | Phase B | Reset | | Phase A | Phase B | Reset | |
| 11 | | | | | | | | |

Table G-5 High-Speed Counters HSC1 and HSC2

| Mode | HSC1 | | | | HSC2 | | | |
|------|---------|-----------|-------|-------|---------|-----------|-------|-------|
| | I0.6 | I0.7 | I1.0 | I1.1 | I1.2 | I1.3 | I1.4 | I1.5 |
| 0 | Clk | | | | Clk | | | |
| 1 | Clk | | Reset | | Clk | | Reset | |
| 2 | Clk | | Reset | Start | Clk | | Reset | Start |
| 3 | Clk | Direction | | | Clk | Direction | | |
| 4 | Clk | Direction | Reset | | Clk | Direction | Reset | |
| 5 | Clk | Direction | Reset | Start | Clk | Direction | Reset | Start |
| 6 | Clk Up | Clk Down | | | Clk Up | Clk Down | | |
| 7 | Clk Up | Clk Down | Reset | | Clk Up | Clk Down | Reset | |
| 8 | Clk Up | Clk Down | Reset | Start | Clk Up | Clk Down | Reset | Start |
| 9 | Phase A | Phase B | | | Phase A | Phase B | | |
| 10 | Phase A | Phase B | Reset | | Phase A | Phase B | Reset | |
| 11 | Phase A | Phase B | Reset | Start | Phase A | Phase B | Reset | Start |

| Boolean Instructions | | |
|----------------------|----------|--|
| LD | Bit | Load |
| LDI | Bit | Load Immediate |
| LDN | Bit | Load Not |
| LDNI | Bit | Load Not Immediate |
| A | Bit | AND |
| AI | Bit | AND Immediate |
| AN | Bit | AND Not |
| ANI | Bit | AND Not Immediate |
| O | Bit | OR |
| OI | Bit | OR Immediate |
| ON | Bit | OR Not |
| ONI | Bit | OR Not Immediate |
| LDBx | IN1, IN2 | Load result of Byte Compare IN1 (x:<, <=,=, >=, >, <>) IN2 |
| ABx | IN1, IN2 | AND result of Byte Compare IN1 (x:<, <=,=, >=, >, <>) IN2 |
| OBx | IN1, IN2 | OR result of Byte Compare IN1 (x:<, <=,=, >=, >, <>) IN2 |
| LDWx | IN1, IN2 | Load result of Word Compare IN1 (x:<, <=,=, >=, >, <>) IN2 |
| AWx | IN1, IN2 | AND result of Word Compare IN1 (x:<, <=,=, >=, >, <>) IN2 |
| OWx | IN1, IN2 | OR result of Word Compare IN1 (x:<, <=,=, >=, >, <>) IN2 |
| LDDx | IN1, IN2 | Load result of DWord Compare IN1 (x:<, <=,=, >=, >, <>) IN2 |
| ADx | IN1, IN2 | AND result of DWord Compare IN1 (x:<, <=,=, >=, >, <>) IN2 |
| ODx | IN1, IN2 | OR result of DWord Compare IN1 (x:<, <=,=, >=, >, <>) IN2 |
| LDRx | IN1, IN2 | Load result of Real Compare IN1 (x:<, <=,=, >=, >, <>) IN2 |
| ARx | IN1, IN2 | AND result of Real Compare IN1 (x:<, <=,=, >=, >, <>) IN2 |
| ORx | IN1, IN2 | OR result of Real Compare IN1 (x:<, <=,=, >=, >, <>) IN2 |
| NOT | | Stack Negation |
| EU | | Detection of Rising Edge |
| ED | | Detection of Falling Edge |
| = | Bit | Assign Value |
| =I | Bit | Assign Value Immediate |
| S | Bit, N | Set bit Range |
| R | Bit, N | Reset bit Range |
| SI | Bit, N | Set bit Range Immediate |
| RI | Bit, N | Reset bit Range Immediate |
| LDSx | IN1, IN2 | Load result of String Compare IN1 (x: =, <>) IN2 |
| ASx | IN1, IN2 | AND result of String Compare IN1 (x: =, <>) IN2 |
| OSx | IN1, IN2 | OR result of String Compare IN1 (x: =, <>) IN2 |
| ALD | | And Load |
| OLD | | Or Load |
| LPS | | Logic Push (stack control) |
| LRD | | Logic Read (stack control) |
| LPP | | Logic Pop (stack control) |
| LDS | N | Load Stack (stack control) |
| AENO | | And ENO |

| Math, Increment, and Decrement instructions | | |
|---|-----------------|---|
| +I | IN1, OUT | Add Integer, Double Integer or Real IN1+OUT=OUT |
| +D | IN1, OUT | |
| +R | IN1, OUT | |
| -I | IN1, OUT | Subtract Integer, Double Integer, or Real |
| -D | IN1, OUT | |
| -R | IN1, OUT | OUT-IN1=OUT |
| MUL | IN1, OUT | Multiply Integer (16*16->32) |
| *I | IN1, OUT | Multiply Integer, Double Integer, or Real |
| *D | IN1, OUT | |
| *R | IN1, IN2 | IN1 * OUT = OUT |
| DIV | IN1, OUT | Divide Integer (16/16->32) |
| /I | IN1, OUT | Divide Integer, Double Integer, or Real |
| /D, | IN1, OUT | OUT / IN1 = OUT |
| /R | IN1, OUT | |
| SQRT | IN, OUT | Square Root |
| LN | IN, OUT | Natural Logarithm |
| EXP | IN, OUT | Natural Exponential |
| SIN | IN, OUT | Sine |
| COS | IN, OUT | Cosine |
| TAN | IN, OUT | Tangent |
| INCB | OUT | |
| INCW | OUT | Increment Byte, Word or DWord |
| INCD | OUT | |
| DECB | OUT | |
| DECW | OUT | Decrement Byte, Word, or DWord |
| DECD | OUT | |
| PID | TBL, LOOP | PID Loop |
| Timer and Counter Instructions | | |
| TON | Txxx, PT | On-Delay Timer |
| TOF | Txxx, PT | Off-Delay Timer |
| TONR | Txxx, PT | Retentive On-Delay Timer |
| CTU | Cxxx, PV | Count Up |
| CTD | Cxxx, PV | Count Down |
| CTUD | Cxxx, PV | Count Up/Down |
| Real Time Clock Instructions | | |
| TODR | T | Read Time of Day clock |
| TODW | T | Write Time of Day clock |
| Program Control Instructions | | |
| END | | Conditional End of Program |
| STOP | | Transition to STOP Mode |
| WDR | | WatchDog Reset (300 ms) |
| JMP | N | Jump to defined Label |
| LBL | N | Define a Label to Jump to |
| CALL | N [N1,...] | Call a Subroutine [N1, ... up to 16 optional parameters] |
| CRET | | Conditional Return from SBR |
| FOR | INDX,INIT,FINAL | For/Next Loop |
| NEXT | | |
| LSCR | N | |
| SCRT | N | Load, Transition, Conditional End, and End Sequence Control Relay |
| CSCRE | | |
| SCRE | | |

| Move, Shift, and Rotate Instructions | | Table, Find, and Conversion Instructions | |
|--------------------------------------|--|--|--|
| MOVB IN, OUT | Move Byte, Word, DWord, Real | ATT DATA, TBL | Add data to table |
| MOVW IN, OUT | | LIFO TBL, DATA | Get data from table |
| MOVD IN, OUT | | FIFO TBL, DATA | |
| MOVR IN, OUT | | FND= TBL, PTN, INDX | Find data value in table that matches comparison |
| BIR IN, OUT | FND<> TBL, PTN, INDX | | |
| BIW IN, OUT | FND< TBL, PTN, INDX | | |
| BMB IN, OUT, N | FND> TBL, PTN, INDX | Fill memory space with pattern | |
| BMW IN, OUT, N | FILL IN, OUT, N | | |
| BMD IN, OUT, N | Block Move Byte, Word, DWord | BCDI OUT | Convert BCD to Integer |
| SWAP IN | Swap Bytes | IBCD OUT | Convert Integer to BCD |
| SHRB DATA, S_BIT, N | Shift Register Bit | BTI IN, OUT | Convert Byte to Integer |
| SRB OUT, N | Shift Right Byte, Word, DWord | ITB IN, OUT | Convert Integer to Byte |
| SRW OUT, N | | ITD IN, OUT | Convert Integer to Double Integer |
| SRD OUT, N | | DTI IN, OUT | Convert Double Integer to Integer |
| SLB OUT, N | Shift Left Byte, Word, DWord | DTR IN, OUT | Convert DWord to Real |
| SLW OUT, N | | TRUNC IN, OUT | Convert Real to Double Integer |
| SLD OUT, N | | ROUND IN, OUT | Convert Real to Double Integer |
| RRB OUT, N | Rotate Right Byte, Word, DWord | ATH IN, OUT, LEN | Convert ASCII to Hex |
| RRW OUT, N | | HTA IN, OUT, LEN | Convert Hex to ASCII |
| RRD OUT, N | | ITA IN, OUT, FMT | Convert Integer to ASCII |
| RLB OUT, N | Rotate Left Byte, Word, DWord | DTA IN, OUT, FM | Convert Double Integer to ASCII |
| RLW OUT, N | | RTA IN, OUT, FM | Convert Real to ASCII |
| RLD OUT, N | | DECO IN, OUT | Decode |
| Logical Instructions | | ENCO IN, OUT | Encode |
| ANDB IN1, OUT | Logical AND of Byte, Word, and DWord | SEG IN, OUT | Generate 7-segment pattern |
| ANDW IN1, OUT | | ITS IN, FMT, OUT | Convert Integer to String |
| ANDD IN1, OUT | Logical OR of Byte, Word, and DWord | DTS IN, FMT, OUT | Convert Double Integer to String |
| ORB IN1, OUT | | RTS IN, FMT, OUT | Convert Real to String |
| ORW IN1, OUT | | STI STR, INDX, OUT | Convert Substring to Integer |
| ORD IN1, OUT | Logical XOR of Byte, Word, and DWord | STD STR, INDX, OUT | Convert Substring to Double Integer |
| XORB IN1, OUT | | STR STR, INDX, OUT | Convert Substring to Real |
| XORW IN1, OUT | | Interrupt Instructions | |
| XORD IN1, OUT | Invert Byte, Word and DWord | CRETI | Conditional Return from Interrupt |
| INVB OUT | Invert Byte, Word and DWord (1's complement) | ENI | Enable Interrupts |
| INWV OUT | | DISI | Disable Interrupts |
| INVD OUT | | ATCH INT, EVNT | Attach Interrupt routine to event |
| String Instructions | | DTCH EVNT | Detach event |
| SLEN IN, OUT | String Length | Communications Instructions | |
| SCAT IN, OUT | Concatenate String | XMT TBL, PORT | Freeport transmission |
| SCPY IN, OUT | Copy String | RCV TBL, PORT | Freeport receive message |
| SSCPY IN, INDX, N, OUT | Copy Substring from String | NETR TBL, PORT | Network Read |
| CFND IN1, IN2, OUT | Find First Character within String | NETW TBL, PORT | Network Write |
| SFND IN1, IN2, OUT | Find String within String | GPA ADDR, PORT | Get Port Address |
| | | SPA ADDR, PORT | Set Port Address |
| | | High-Speed Instructions | |
| | | HDEF HSC, MODE | Define High-Speed Counter mode |
| | | HSC N | Activate High-Speed Counter |
| | | PLS Q | Pulse Output |